

# SF600/SF600Plus

# Serial Flash Programming solutions Specification

### **V2.6**

The Innovative solution to update the Serial Flash on board and Offline

- High performances
- USB High speed support
- In Circuit Programming (program on board SPI Flash)
- Socket Programming (program SPI flash in the socket)
- Start Button function
- Standalone mode (SF600Plus): Update the Serial flash without computer
- Support single, Dual and Quad IO
- Three software optimized interfaces:
  - Engineering Interface for expert
  - Command Line for automatic control
  - Production interface for operator
- Multi-Programmers support through USB
- Friendly and powerful tool with free life time update via Website
- Portable programmer
- Advanced I/O control





## **Table of Content**

| Ι.   | Products comparison                            | 2    |
|------|--|------|
| II.  | SF600 and SF600 <i>Plus</i> description        | 3    |
|      | 2.1 Interface description                      |      |
|      | 2.2 ICP Header description                     |      |
|      | 2.3 Application Header                         |      |
|      | 2.3.1 Backward compatibility with SF100        |      |
|      | 2.3.2 Application Universal Header             |      |
|      | 2.3.3 Pin Header pitch                         | 7    |
| III. | Programming methods                            | 8    |
|      | 3.1 In Circuit Programming                     | 8    |
|      | 3.2 SPI bus in High Impedance                  | 8    |
|      | 3.3 SPI bus isolation circuit                  | 8    |
|      | 3.4 Backup Boot Flash method                   | 9    |
|      | 3.5 Socket Programming                         | 10   |
| IV.  | SF600 and SF600 <i>Plus</i> software           | 12   |
|      | 4.1 USB mode                                   | 12   |
|      | 4.1.1 Engineering User Interface               | . 12 |
|      | 4.1.2 Command line Interface                   | . 13 |
|      | 4.1.3 Production User interface                |      |
|      | 4.2 Standalone mode (SF600 <i>Plus</i> )       |      |
|      | 4.2.1 Project Preparation                      |      |
|      | 4.2.2 Standalone programming                   |      |
| ۷.   | Specification                                  |      |
|      | 5.1 USB Connector                              | 16   |
|      | 5.2 DC and IO characteristics                  |      |
|      | 5.2.1 Socket DC Characteristics                |      |
|      | 5.2.2 ICP DC and AC characteristics            |      |
|      | 5.2.3 ICP timing<br>5.2.4 Host PC requirements |      |
| VI.  | Programming Performance                        |      |
|      |  |      |
| VII. | Revision History                               | 22   |

### Important notice:

This document is provided as a guideline and must not be disclosed without consent of DediProg. However, no responsibility is assumed for errors that might appear. DediProg reserves the right to make any changes to the product and/or the specification at any time without notice. No part of this document may be copied or reproduced in any form or by any means without prior written consent of DediProg.



# I. Products comparison

The Universal Programmers available on the market are not optimized for the Serial Flash and offer low performances for high price. DediProg team has therefore developed the optimum solutions to cover all our customers' needs.

### Table1: Comparison table

| Features                 | SF100 | SF600 | NEW<br>SF600Plus |
|--------------------------|-------|-------|------------------|
| Support all Serial Flash | V     | V     | V                |
| USB 2.0 Full speed       | V     |       |                  |
| USB 2.0 High speed       |       | V     | V                |
| In Circuit Programming   | V     | V     | V                |
| Socket programming       |       | V     | V                |
| Standalone mode          |       |       | V                |
| Start Button feature     |       | V     | V                |
| Multi-Programmers USB    | V     | V     | V                |
| Engineering GUI          | V     | V     | V                |
| Command Line             | V     | V     | V                |
| Production GUI           | V     | V     | V                |
| Backup Boot Flash        | V     | V     | V                |
| Single IO                | V     | V     | V                |
| Dual IO                  |       | V     | V                |
| Quad IO(ICP mode only)   |       | V     | V                |



# II. SF600 and SF600Plus description

SF600 and SF600*Plus* have been designed to offer the best possible performances to program the SPI Flash in different conditions.

### 2.1 Interface description

# A. USB Connector B. Power Connector C. Power LED D. Socket Adaptor Headers E. ICP Connector H. Start Button

### Fig 1: SF600/SF600Plus Programmer

#### A. USB Connector

USB connector is used to communicate with the SF software during the USB mode or to provide the power during the standalone mode.

#### **B.** Power Connector

Connect power adaptor to SF600/SF600Plus when executing standalone programming.

### C. Power LED

Power LED shines when SF600/SF600Plus is powered by USB or power adaptor.



#### **D. Socket Adaptor Headers**

Plug the DediProg socket adaptors and program the Serial flash off line. DediProg is providing different socket adaptors to fit the market SPI Flash packages. Review the socket adaptor available on DediProg website.

### Fig 2: Socket adaptors



#### E. ICP Connector

ICP connector is used to connect ICP cable when executing ICP programming.

### F. Operation LED

- Red Led: error
- Orange Led: operation on going
- Green Led: pass

#### G. Com Port

The Com Port design is for integrating SF600/SF600*Plus* with customer's system. All programmer pin outs (except 5V and NC) are default with Low status. Once customer/system sends a High signal to trigger START which needs press and hold one second and make the programmer working (i.e. BUSY becomes High status accordingly), SF600/SF600*Plus* will also feedback PASS or FAIL result with High signal after programming.

### NOTE:

The input voltage range is between 3.5V to 6.5V which means High. The voltage cannot over 6.5V that may cause the component damage.

| 1    | 2     |  |  |  |
|------|-------|--|--|--|
| GND  | NC    |  |  |  |
| 3    | 4     |  |  |  |
| 5V   | START |  |  |  |
| 5    | 6     |  |  |  |
| FAIL | PASS  |  |  |  |
| 7    | 8     |  |  |  |
| BUSY | NC    |  |  |  |

Table 2: Pin Out

#### H. Start Button

The Start button is operations from the programmer either in USB mode. By pressing and hold 2 seconds the start button, the SF600 and SF600*Plus* starts to execute the operation procedures defined in the software Batch configuration when working in USB mode or in the project pre-loaded to the SF600*Plus* when working in standalone mode.



### 2.2 ICP Header description

The In Circuit Programming Header and cable are used to program the on board Serial Flash. The flat cable is flexible and convenient to manipulate. It must be kept as short as possible to not impact the signal quality. Even if SF600 and SF600*Plus* strong buffers can drive high capacitance, the communication failure can occur due to weaker driving capability of the on board Serial Flash. In case of communication problems, try to reduce the bus frequency from the software interface.

For customization of the ICP-cable (number of signals, pin out assignment or connector size), please contact DediProg. DediProg is providing additional accessories to fit your target board like:

### A. ICP split cable:

You can connect each signal individually according to your own pins assignment.

### B. SO Test Clip:

You can connect the SF600/SF600*Plus* directly on the Serial flash SO package (SO8N, SO8W, and SO16W)

| 1  | Vpp      | CS2       | 2  |  |
|----|----------|-----------|----|--|
| 3  | CS1      | Vcc       | 4  |  |
| 5  | MISO/DQ1 | Hold/DQ3  | 6  |  |
| 7  | Wp/DQ2   | CLK       | 8  |  |
| 9  | GND      | MOSI/DQ0  | 10 |  |
| 11 | NC       | Reset/IO3 | 12 |  |
| 13 | NC       | NC        | 14 |  |
| 15 | NC       | NC        | 16 |  |
| 17 | NC       | NC        | 18 |  |
| 19 | GPIO1    | GPIO2     | 20 |  |

### Table 3: SF600 and SF600*Plus* Pin Header description:



### Table 4: Description of the signals:

| Pin<br>Number                       | Name of the signals    | Description   |
|-------------------------------------|------------------------|---|
| 1                                   | Vpp                    | High voltage applied on the SPI Flash to speed up the programming and erasing operations.   |
| 2, 3                                | CS1, CS2               | Chip select of two Serial Flashes. Serial Flash 1 or 2 can be selected from the software.   |
| 4                                   | Vcc                    | Vcc is used to supply the application SPI Flash. The Vcc level can be adjusted from the software. A diode protects the SF600/SF600 <i>Plus</i> Vcc from the application Vcc.  |
| 5                                   | MISO/DQ1               | Data out from the application memory (master in slave out)<br>when memory work in single IO mode. Bi-directional when<br>memory works in Dual or Quad IO mode.  |
| 6                                   | Hold/DQ3               | Driven High when Hold function is active. Bi-directional when memory works in Quad IO mode.   |
| 7                                   | Wp/DQ2                 | Driven High when Wp function is active. Bi-directional when memory works in Quad IO mode.   |
| 8                                   | CLK                    | SPI clock signal  |
| 9                                   | GND                    | GND is the common ground shared between application and programmer  |
| 10                                  | MOSI/DQ0               | Data in of the application SPI Flash (master out slave in)<br>when memory work in single IO mode. Bi-directional<br>when memory works in Dual or Quad IO mode.  |
| 12                                  | Reset/IO3              | Open drain output driven low prior any SF600/SF600 <i>Plus</i> operation. Reset/IO3 can be used to turn on the application isolation circuit or reset the target system in order to drive the Serial bus in High Impedance. |
| 11, 13,<br>14, 15,<br>16, 17,<br>18 | NC                     | Not connected   |
| 19, 20                              | General purpose<br>I/O | General I/O can be used for customization.  |



### 2.3 Application Header

### 2.3.1 Backward compatibility with SF100

The SF600 and SF600*Plus* pin header assignment has been changed versus the SF100 in order to support the new Serial Flash features like Quad IO and to be compatible with others DediProg development tools like EM100pro SPI Flash emulator and Backup Boot Flash tools. If your application has been designed for the SF100, DediProg is providing with the SF600 and SF600*Plus* an adaptor to be backward compatible.

### 2.3.2 Application Universal Header

For new application design, DediProg strongly recommend to implement the universal Header so you can benefit of all the development tools available and future features of the Serial Flash and controllers.

- One or two Serial Flash programming
- Single, dual and Quad IO programming
- Controller Reset mode

| 1  | Vpp      | CS2      | 2  |
|----|----------|----------|----|
| 3  | CS1      | Vcc      | 4  |
| 5  | MISO/DQ1 | Hold/DQ3 | 6  |
| 7  | Wp/DQ2   | CLK      | 8  |
| 9  | GND      | MOSI/DQ0 | 10 |
| 11 | NC       | Reset    | 12 |

#### Table 5: Universal Pin Header for application design

\*NC: Not connected

It is recommended to keep the Header 2\*6 even if some signals are unused (Vpp, CS2, Hold, Wp, reset). The header will stay compatible with the female connector supplied by default with the SF600 and SF600*Plus*.

Pin 11 can be used as insertion mistake proof pin. To support this protection of wrong insertion, the pin 11 has to be cut in the application and the corresponding hole of the cable connector must be filled accordingly.

### 2.3.3 Pin Header pitch

The default cable and female connector provided with SF600 and SF600*Plus* is a 2.54mm pitch.

For space saving reason, you may decide to implement a 1.27mm pitch connector on your application board. DediProg proposes an adaptor board to convert from 2.54mm to 1.27mm.



# **III.** Programming methods

### 3.1 In Circuit Programming

The SF600 and SF600*Plus* programmers have been designed to meet the strong and growing demand of serial flash users to program and update the memories soldered on board during development, production, and field manipulation or repairing with high performance and low cost.

### Important:

Socket adaptor and In Circuit Programming cannot be used in the same time. To use the In Circuit programming, the socket adaptor has to be removed.

SF600 and SF600*Plus* can support dual and quad IO programming offering the shortest programming time even if the application board total capacitance do not permit high frequency.

Before trying to update the Serial Flash soldered on Board, make sure that the SPI controller and the application are compatible with the In Circuit Programming method to avoid any conflict with the programmer.

### Fig 3: SF600/SF600Plus connected to the application header



### 3.2 SPI bus in High Impedance

The SF600/SF600*Plus* reset signal can be used to reset the target board and switch the application controller in reset mode. User must check if the SPI bus is released in high impedance during this mode to prevent any conflict between the programmer and the application controller. In this mode, the on board flash is supplied by the application.

### 3.3 SPI bus isolation circuit

If the application controller does not release the SPI bus in high impedance during reset then an isolation circuit (MOSFET, switch, multiplexer...) must be designed in order to isolate the programmer and serial flash from the application controller during the update.



DediProg has published an Application Note and reference schematic to help designers to implement the In Circuit Programming method and will be pleased to answer any of your questions on this subject.

### Code programming or Update flexibility:

- For code trials during Research and Development (R&D)
- For Production programming
- For application code update or customization in warehouse
- For repairing or update in the field

### 3.4 Backup Boot Flash method


SF600 / SF600*Plus* can also be used together with DediProg backup boot flash modules so that it forces the application to boot from the backup flash located in the backup boot flash module instead of the soldered SPI flash on the application which it is disabled. The backup serial flash can then be accessed at any time by the SF600 / SF600*Plus* without any possible conflict with the application controller. In this case, SF600 / SF600*Plus* cannot update directly the on board Serial Flash to avoid conflict with the controller.

### **Applications:**

- **A. Development purpose** as the system can boot from the backup Flash for the code trials. Engineer can update safely the backup Flash with new code and without any conflict risk with the application controller.
- **B. Repair purpose** as the system can still boot from a backup memory even if the on board Serial flash is corrupted. The technician can use the application flash update tools after the boot to update the on board Serial flash.

**Remark:** Pin header adapter need to be used

Fig 4: Backup Boot Flash (BBF) connected to SF600 and SF600Plus





### 3.5 Socket Programming

The SF600 and SF600*Plus* have been designed to support the DediProg socket adaptors and offer the socket programming flexibility. Different sockets adaptor are provided to fit the different Serial Flash packages proposed in the market. Please note that socket mode only supported Single and Dual IO.

### A. For development:

Socket programming can be used during development when an engineering socket is soldered in the target application board so that Serial Flash can be manually removed and programmed in the SF600 and SF600*Plus* socket. DediProg supplies engineering sockets which are footprint compatible with the SPI Flash.

### **B. For Production:**

Socket programming can be used to program the Serial Flash before soldering. DediProg software supports multi-programmers through USB to program few serial Flash in parallel and SF600 and SF600*Plus* also supports Standalone mode.

### Fig 5: SF600/SF600Plus with Socket adaptor




#### Important:

Socket adaptor and In Circuit Programming cannot be used in the same time. To use the socket programming, the in Circuit Programming cable has to be unconnected.



Note:

The new socket adaptor has a white triangle marker on the left and lower side of the socket. Shown as below



To avoid plugging the wrong direction to the socket header, please ensure the marker to aim at the Pin 1 position.





# IV. SF600 and SF600Plus software

### 4.1 USB mode

In USB mode, user can control the programmer operations via a friendly interface. He can load a file, blank check, program and verify the target Serial Flash. Batch button provides an easy way to perform more than one operation in one click.

User can also edit the buffer, files and SPI Flash content and compare.

DediProg provides three different users interface to fit better our customers' needs. For more information on the SF600 and SF600*Plus* software, please refer to the user manual.

### 4.1.1 Engineering User Interface


The engineering user interface has been designed to offer the expert features for engineers during development. <u>Please note the "**Download Prj**" button is only for <u>SF600*Plus*</u>. The details for the download project feature are descripted in DediProg user manual.</u>

| , DediProg Software SF6.0.4.28 – 🗆 🗖   |   |   |  |  |
|--|---|---|--|--|
| Eile View Help   |   |   |  |  |
| •<br>Detect File Blank Erase Prog Verify Batch Edit Config Load Prj Save Prj Prj   |   |   |  |  |
| Currently working on:              • Application Memory Chip 1               Application Memory Chip 2               Update Stand Alone Project           Currently working region:              • Region 1               Region 2               Region 3               Region 5 |   |   |  |  |
| (i) 2014-Feb-25 15:47:12:       Welcome to DediProg SF6.0.4.28         (i) 2014-Feb-25 15:47:12:       Start logging         (i) 2014-Feb-25 15:47:12:       Checking Windows version         ✓       2014-Feb-25 15:47:12:         Windows version:       Windows 8             | Powe  | red by entrop   |  |  |
| (i) 2014-Feb-25 15:47:12: Checking US8 connection      ✓ 2014-Feb-25 15:47:12: US8 OK.      (i) 2014-Feb-25 15:47:12: FPGA version: 51      (i) 2014-Feb-25 15:47:12: 0.601s elapsed to identify chip.      (i) 2014-Feb-25 15:47:29: Ourrent Type: W25032FV                     | Windows System Info<br>Windows Version:<br>Programmer Info                                | Windows 8   |  |  |
| (1)2014+60-25 15:47:29: CCC 3.5V is applied.   | Type:<br>Firmware Version:<br>VCC Status:<br>VPP/Acc:<br>SPI Clock:<br>Dual/Quad IO:      | SF600<br>6.7.0<br>3.5V / OFF<br>Not Applicable<br>12 MHz<br>Single IO |  |  |
|  | Memory Info<br>Type:<br>Manufact.:<br>Size(KB):<br>Manu. ID:                              | W25Q32FV<br>Winbond Electronics Corp<br>4096<br>Oxef                  |  |  |
|  | JEDEC ID:<br>File Info<br>Name :<br>Size:<br>Checksum(File size) :<br>Checksum(Chip size) |   |  |  |
|  | CRC32 Checksum(file<br>CRC32 Checksum(chi<br>Batch Config setting                         | size):  |  |  |
| <  | n Darfia  | I lindate and   |  |  |
| No operation on-going.   |   | CAP   |  |  |

### Fig 6: SF600 Engineering GUI



Fig 7: SF600Plus Engineering GUI.



### 4.1.2 Command line Interface

The command line interface has been designed to offer a faster user control of the programmer or an automatic control of the programmer from other software.

#### Faster control:

User can quickly perform some repetitive operations just by typing the command on our Window DOS interface.

#### Automatic control:

The command line can be called by other software to take the control over the programmer.

Benefits:

- SF600 and SF600*Plus* can be controlled by the **compiler** in order to automatically program the Serial Flash with the new code for trials
- SF600 and SF600*Plus* can be integrated in your production line and be controlled by the **In Circuit Tester** to program the on board serial flash after the testing has been successfully performed.



### Fig 8: Window DOS interface

| C: \>  |  |
|--|--|
| C:\}set path=%path%;"c:\program files\dediprog inc\dedipro programmer" |  |
| C:∖>dpcmd -uc:\4M_55.bin   |  |
| DpCmd 1.1.0, Engine Version: 2.0.33.                                   |  |
| Last Built on Nov 22 2006  |  |
| Copyright (C) 2006 Dediprog. All rights reserved.                      |  |
| M25PE80 detected.  |  |
| Auto sequences Operating, please wait                                  |  |
| Time elapsed: 26.608s  |  |
| Automatic program OK   |  |
| Checksum(file): 0000   |  |
| C:\>dpcmd -pc:\1M.bin -a0x010  |  |
| DpCmd 1.1.0, Engine Version: 2.0.33.                                   |  |
| Last Built on Nov 22 2006  |  |
| Copyright (C) 2006 Dediprog. All rights reserved.                      |  |
| M25PE80 detected.  |  |
| Reading, please wait   |  |
| Time elapsed: 4.596s   |  |
| Read OK  |  |
| Erasing, please wait   |  |
| Time elapsed: 15.422s  |  |
| Erase OK   |  |
| Programming, please wait   |  |
| Time elapsed: 8.573s   |  |
| Program OK   |  |
| Checksum(file): 00aa   |  |
| C: \>  |  |

### 4.1.3 Production User interface

The production user interface has been designed to offer the optimum interface to control volume programming:

- Simple interface to fit to the operator needs
- Project loading to reduce the human errors
- Monitor multiple programmers operation in one window
- Control your ongoing project performances (counters, failure rate...etc.)

|  | Dec  | diProg Software   | SF6.0.4.28  |  |   |  |
|--|--|---|---|--|---|--|
| le <u>V</u> iew <u>H</u> elp   |  |   |   |  |   |  |
| Search Select File Blank   | 🕜 🕹 🗸 🔕<br>Erase Prog Verify Ba  | tch Config Los  | b ostave Prj  |  |   |  |
| Site #1<br>Site #2<br>Site #2<br>Sit | Type: Typ  | V Ver:<br>Statistics<br>Success : 0<br>Failure: 0<br>Total : 0<br>Count Down : C<br>Remains : | Site #5   | <ul> <li>✓ 2014-Feb-25 15:5</li> <li>(i) 2014-Feb-25 15:5</li> <li>✓ 2014-Feb-25 15:5</li> <li>✓ 1014-Feb-25 15:5</li> <li>✓ 1014-Feb-25 15:5</li> </ul> | 7:48: Checking Windows<br>7:48: Windows version:<br>7:48: Checking USB conr | Windows 8<br>anection<br>1.<br>applied |
| Project Info<br>Windows Info<br>Windows Info<br>Windows Version: Windows 8<br>Memory Info<br>Type: W25Q32FV<br>Manufact: Winbond<br>Size(KB): 4096<br>Manu. ID: 0xef<br>JEDEC ID: 0xef 4016  | File Info<br>Name :<br>Size<br>Checksum(File size) :<br>Checksum(Chip size) :<br>CRC32 Checksum(file size):<br>CRC32 Checksum(file size):<br>SA Operations: <u>1+8+E+P+V</u> | Id<br>Bla<br>Er<br>Pr   | ch Config setting<br>entify Chip<br>ank Check<br>ase Whole Chip<br>ogram Chip<br>wecksum Verify |  |   |  |

### Fig 9: Production GUI



### 4.2 Standalone mode (SF600Plus)

The SF600*Plus* has been designed to work in standalone mode that is optimized for production as each programmer does not require to be connected to the computer. Before to work in standalone mode, user needs to download the existed project from PC to SF600*Plus* embedded memory.


### 4.2.1 Project Preparation

In order to perform standalone programming, the contents and the programming operation procedures have to be pre-downloaded to the SF600*Plus* embedded memory through the USB with the software provided by DediProg.

### Prepare a standalone programming project

- A. Open DediProg Production Software.
- B. Select IC brand and part number.
- C. Load the programing file.
- D. Click "Config" Icon to set programming flow.
- E. Save dprj file to PC.
- F. Click "Download Prj" to download project to SF600Plus embedded memory
- G. Download project successful

### Fig 10: SF600Plus download project successful interface



### 4.2.2 Standalone programming

When the project is available in the SF600*Plus* embedded memory, the user can run the project from push the start button.



# **V. Specification**

### 5.1 USB Connector

The USB connector type A is available to communicate with the computer tool or to supply the programmer in Standalone mode. When in Standalone mode, the SF600*Plus* has to be supplied through the USB connector or the 5V power jack. This could be achieved by:

- Connecting the SF600*Plus* to a computer for the USB power
- Connecting the SF600Plus to a standard USB Hub (500mA min)
- Connecting the SF600*Plus* to the 5V/1A power adaptor through the power jack

USB Power supply specification:

- Vdd = 5V ± 5%
- Idd min = 500mA

### 5.2 DC and IO characteristics

### 5.2.1 Socket DC Characteristics

User can adjust the power supply of the target Serial Flash from the software interface. The Vcc can be set from 1.8V to 3.8V.

The SPI signals levels are generated according to the Vcc selected.

### 5.2.2 ICP DC and AC characteristics

The ICP connector is a 10x2 pin header straight type with 2.54mm pitch. It is used to control the application SPI Flash, and if necessary supply the SPI Flash, provide the high voltage to the SPI Flash, or reset the application chipset, etc.

| 1  | Vpp      | CS2       | 2  |
|----|----------|-----------|----|
| 3  | CS1      | Vcc       | 4  |
| 5  | MISO/DQ1 | Hold/DQ3  | 6  |
| 7  | Wp/DQ2   | CKL       | 8  |
| 9  | GND      | MOSI/DQ0  | 10 |
| 11 | NC       | Reset/IO3 | 12 |
| 13 | NC       | NC        | 14 |
| 15 | NC       | NC        | 16 |
| 17 | NC       | NC        | 18 |
| 19 | GPIO1    | GPIO2     | 20 |

### Table 6: SF600 and SF600*Plus* Pin Header description:



#### A. Application SPI Flash supply: Vcc

Specification for the ICP Vcc pin:

- Vcc is set at 3.3V by default and can be adjusted down to 1.8V from the software interface
- Icc max supplied = 100mA

The application SPI Flash can be supplied by two different sources:

- a) by the programmer via ICP Vcc pin
- b) by the application according to the SPI Flash specification

The SF600 and SF600*Plus* have been designed with a Serial diode on the Vcc to protect against any conflict with the application Vcc.

B. SPI signals management: CS1, CS2, CLK, MISO, MOSI, DQ0-4, IO, reset/IO3

The SPI signals are used to communicate with the application SPI Flash with a high frequency (up to 25MHZ). The frequency can be also adjusted from the software interface. The signals are CMOS compatible and are switched in High Impedance when not used. The SPI signals are turned in Low impedance after reset has been driven low.

| Symbol | Parameter                   | Test condi     | tion   | Value    | L locit |  |
|--------|-----------------------------|----------------|--------|----------|---------|--|
| Symbol | Parameter                   | Vcc(V)         | lo(mA) | value    | Unit    |  |
|        |                             | 2.7V to 3.6V   |        | 2V       | V min   |  |
| Vih    | High Level Input<br>Voltage | 2.3V to 2.7V   |        | 1.7V     | V min   |  |
|        |                             | 1.65V to 1.95V |        | 0.65XVcc | V min   |  |
|        | Low Level Input<br>Voltage  | 2.7V to 3.6V   |        | 0.8V     | V max   |  |
| Vil    |                             | 2.3V to 2.7V   |        | 0.7V     |         |  |
|        |                             | 1.65V to 1.95V |        | 0.35XVcc |         |  |
|        |                             | 3V             | -24mA  |          | mA      |  |
|        | High Level Output           | 2.7V           | -12mA  |          | mA      |  |
| Ioh    | current                     | 2.3V           | -12mA  |          | mA      |  |

#### Table 7: DC specification for SPI signals and IO

|     |                  | 1.65V | -4mA |      | mA     |
|-----|------------------|-------|------|------|--------|
|     |                  | 3V    | 24mA |      | mA     |
|     | Low Level Output | 2.7V  | 12mA |      | mA     |
| lol | current          | 2.3V  | 12mA |      | mA     |
|     |                  | 1.65V | 4mA  |      | mA     |
| Сар | Capacitance      |       |      | 10nF | nF typ |

This specification is relative to individual capability of one signal.



ESD high performance protection compliant with IEC61000-4-2 level 4: 15kV (air discharge) 8kV (contact discharge)

**Remark:** the total capacitance added on the application SPI bus will also depend on the ICP cable length. The ICP cable length must be reduced at the minimum. The SPI flash output buffer capability (MISO) is limited compared to the programmer performances. So even if the programmer is able to drive high capacitance, the Serial Flash soldered on the application will probably not (information read from SPI Flash will be wrong).

### C. Smart management of the SPI Flash Vcc and SPI signals

In order to minimize the impact of the ICP method on the chipset and application board, the programmer supplies the application Serial Flash with Vcc and SPI signals only during the programmer and Serial Flash operations.

### Advantages:

- a) The programmer is plugged on the application board with Vcc OFF and SPI signals in High Impedance to avoid inrush current.
- b) All the ICP pins are protected with ESD high performance protections to discharge the Electronics charge before the connection and protect the application.
- c) The Serial Flash Vcc and SPI signals are provided only when the user send the command and are switched OFF automatically when the operation is completed. Therefore, the programmer is transparent for the application and can be kept connected during application trials.

### D. High voltage supply: Vpp/Acc

Specification for the Vpp pin

Vpp = 5V to 12V

Ipp max = 70mA

The Vpp high voltage can be supplied by the programmer and used to speed up programming and erasing of the application Serial Flash if this feature is supported by the Serial Flash supplier.

The Vpp supply will be applied automatically by the programmer on the Vpp pin only during erase, write, or programming operations and only if the Vpp option has been enabled on the software. The programmer will also control the Vpp voltage level according to the Serial Flash connected and its specification.


### E. I/O management: IO1, IO2, Reset/IO3

Two general IO are available on the ICP connector and one Reset for custom needs. The IOs and reset are in High Impedance (HZ) state if there is no software operation ongoing.



**Reset/IO3:** The reset/IO3 pin is an open drain output which can be used to reset the target system or turn off the isolation circuit.

### Fig 11: Circuit diagram:



**IO:** The IO signals are in input mode by default. Behavior to be customized.

For the DC characteristics of IO1 and IO2 please refer to the DC table.

**ESD high performance protection** compliant with IEC61000-4-2 level 4: 15kV (air discharge) 8kV( contact discharge)

### 5.2.3 ICP timing

The IO and reset have been designed to set the application in programming mode before applying the SPI signal. They can be used to reset the target application, to turn OFF MOSFET and isolate the SPI bus when programmer is working.

**A.** If No programmer operation is on going All our SF600 and SF600*Plus* outputs are equivalent to high impedance.

#### B. When an operation is requested on the user interface


- IO1, IO2 are kept in Input by default (High Impedance)
- Reset/IO3 signals are driven Low.
- C. 3 ms after Reset is switched to Low Impedance, the SPI outputs are switched in low impedance too.
  - CS1 and CS2 are driven high
  - Clock and MOSI are driven low
  - DQ0-3 are driven low if Quad IO outputs is enable
  - Hold, Wp are driven High if single IO mode is used



D. The programmer is then ready for the communication with the Serial Flash. So designer can use the Reset signal to reset or switch the application Serial bus in High impedance. Application controller or circuitry will have a delay of 3ms between Reset is driven low and Programmer SPI outputs are switched from High Impedance to Low Impedance. SPI communication starts 6ms after reset has been driven low.

### E. When operation on the memory is finished

The SF600 and SF600*Plus* are witched in High impedance so the application board can boot with SF600 and SF600*Plus* connected without conflict.



#### Fig 12: IO and SPI timing

### **5.2.4 Host PC requirements**

The SF600 and SF600*Plus* interfaces with IBM compatible PC's through the USB 2.0/1.1 port. This gives full compatibility with the latest PC's, notebooks and portables.

#### **System Requirements:**

- PC with Windows XP / Vista / Win7/ Win8 / Win 8.1
- Hard disk with at least 64 MB free space.

#### System Interface:

- PC connexion .....USB 2.0/1.1 port



# **VI.** Programming Performance

### Table 8: Programming and verify in USB mode

| SPI Flash<br>Densities | 8Mbit          | 16Mbit         | 32Mbit          | 64Mbit          | 128Mbit         | 256Mbit          | 512Mbit            | 1Gbit                |
|------------------------|----------------|----------------|-----------------|-----------------|-----------------|------------------|--------------------|----------------------|
| Program+<br>Verify     | 9s             | 11.6s          | 12.6s           | 31s             | 61.7s           | 89.2s            | 147.4s             | 444.3s               |
| Reference IC           | W25X80V<br>SIG | W25Q16VS<br>IG | W25Q32FVS<br>IG | W25X64BV<br>FIG | W25Q128B<br>FIG | W25Q256FV<br>FIG | S25FL512S<br>DIF01 | N25Q00AA<br>13GSF40F |

Please note the programming and verify time will depends on different IC type; please refer to the IC specification before programming.



# **VII. Revision History**

| Date       | Version | Changes  |
|------------|---------|--|
| 2011/01/03 | V1.0    | First release.   |
| 2014/02/25 | V2.0    | Add SF600 <i>Plus</i> specification and standalone mode.<br>Remove Isolation free.                             |
| 2014/04/29 | V2.1    | <ol> <li>Modify the COM port description</li> <li>Supplement the socket adaptor plugging direction.</li> </ol> |
| 2014/05/08 | V2.2    | 1. Supplement the COM port description.  |
| 2014/08/01 | V2.3    | 1. Supplement the COM port of voltage description.   |
| 2016/01/20 | V2.4    | Programming Performance Update.  |
| 2016/03/14 | V2.5    | VCC description changed.   |
| 2017/07/28 | V2.6    | Modified document formats and changed company address.   |



# **DediProg Technology Co., Ltd**

 Taiwan Headquarter
 TEL: 886-2-2790-7932
 FAX: 886-2-2790-7916

 4F., No.7, Ln. 143, Xinming Rd., Neihu Dist., Taipei City 114, Taiwan

### **China Office** TEL: 86-21-5160-0157

Room 518, Building 66, Lane1333, Xinlong Road, Vanke Hongqiao CBD.Min Hang District, Shanghai, P.R.C. 201101

**U. S. Office** TEL: 1-909-274-8860 209 E Baseline RD, Suite E208 #8, Tempe, AZ, 85283, USA

### Technical Support: support@dediprog.com Sales Support: sales@dediprog.com

Information furnished is believed to be accurate and reliable. However, DediProg assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties which may result from its use. Specifications mentioned in this publication are subject to change without notice.

This publication supersedes and replaces all information previously supplied.

All rights reserved Printed in Taiwan.